aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2019-08-28 12:44:02 +0100
committerGitHub <noreply@github.com>2019-08-28 12:44:02 +0100
commit13424352cc8dca5f08ad22aa42066dc7f62afea5 (patch)
tree867bd2599700b60770e3cd3636a5d1413a9ee326 /techlibs/xilinx/cells_sim.v
parentc84fef92dfa41e1acaa07e987463964787bebcbd (diff)
parentfc001b473187f13fa0e6f01063ffc9640fb11ef8 (diff)
downloadyosys-13424352cc8dca5f08ad22aa42066dc7f62afea5.tar.gz
yosys-13424352cc8dca5f08ad22aa42066dc7f62afea5.tar.bz2
yosys-13424352cc8dca5f08ad22aa42066dc7f62afea5.zip
Merge pull request #1332 from YosysHQ/dave/ecp5gsr
ecp5: Add GSR and SGSR support
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions