aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/arith_map.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-01-18 19:05:29 +0100
committerClifford Wolf <clifford@clifford.at>2015-01-18 19:05:29 +0100
commit8d295730e568421d3dc5b0779bd90d826e874254 (patch)
treeca5acff688717ec467e1988f9327aa795f84515b /techlibs/xilinx/arith_map.v
parent694cc01f1de8e0d7db7c5e03cb93796430c6ca5b (diff)
downloadyosys-8d295730e568421d3dc5b0779bd90d826e874254.tar.gz
yosys-8d295730e568421d3dc5b0779bd90d826e874254.tar.bz2
yosys-8d295730e568421d3dc5b0779bd90d826e874254.zip
Refactoring of memory_bram and xilinx brams
Diffstat (limited to 'techlibs/xilinx/arith_map.v')
0 files changed, 0 insertions, 0 deletions