aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/max10/cells_arith.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-07 16:27:24 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-07 16:29:38 -0700
commit675c1d42182b871ff4706b992eb005ed9d3d6f02 (patch)
treee8902f35fba57c7d22af04907bef7dd1a926c006 /techlibs/intel/max10/cells_arith.v
parentcc331cf70d9e9f7095e335fc217fd3dbbbe92a93 (diff)
downloadyosys-675c1d42182b871ff4706b992eb005ed9d3d6f02.tar.gz
yosys-675c1d42182b871ff4706b992eb005ed9d3d6f02.tar.bz2
yosys-675c1d42182b871ff4706b992eb005ed9d3d6f02.zip
Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER
Diffstat (limited to 'techlibs/intel/max10/cells_arith.v')
0 files changed, 0 insertions, 0 deletions