aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/cyclone10lp/cells_arith.v
diff options
context:
space:
mode:
authorClaire Xen <claire@clairexen.net>2021-06-09 13:22:52 +0200
committerGitHub <noreply@github.com>2021-06-09 13:22:52 +0200
commit55e8f5061af57bf25bd9e30528de8196c6eabe9e (patch)
treee4fcc0a71494dd1023e938b2ed041489c7536014 /techlibs/intel/cyclone10lp/cells_arith.v
parent2e697f5655455fd8ce5fec40b94683a11ade24e8 (diff)
parent588137cd082849cfa3dee92a01ac4ee91f6ed946 (diff)
downloadyosys-55e8f5061af57bf25bd9e30528de8196c6eabe9e.tar.gz
yosys-55e8f5061af57bf25bd9e30528de8196c6eabe9e.tar.bz2
yosys-55e8f5061af57bf25bd9e30528de8196c6eabe9e.zip
Merge pull request #2817 from YosysHQ/claire/fixemails
Fixing old e-mail addresses and deadnames
Diffstat (limited to 'techlibs/intel/cyclone10lp/cells_arith.v')
-rw-r--r--techlibs/intel/cyclone10lp/cells_arith.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/intel/cyclone10lp/cells_arith.v b/techlibs/intel/cyclone10lp/cells_arith.v
index d8c46e865..d0d988145 100644
--- a/techlibs/intel/cyclone10lp/cells_arith.v
+++ b/techlibs/intel/cyclone10lp/cells_arith.v
@@ -1,7 +1,7 @@
/*
* yosys -- Yosys Open SYnthesis Suite
*
- * Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
+ * Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above