diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-03-14 20:22:11 +0100 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2018-03-14 20:22:11 +0100 |
| commit | bf402a806a4312cf29056d86872245be3a254fce (patch) | |
| tree | f790191e7d7a873d99b56388e203cf04591c3fa6 /techlibs/intel/cyclone10 | |
| parent | 08225f49a410c7df6d7d6fe098a4dabc68789ac5 (diff) | |
| download | yosys-bf402a806a4312cf29056d86872245be3a254fce.tar.gz yosys-bf402a806a4312cf29056d86872245be3a254fce.tar.bz2 yosys-bf402a806a4312cf29056d86872245be3a254fce.zip | |
Fix handling of SV compilation units in Verific front-end
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'techlibs/intel/cyclone10')
0 files changed, 0 insertions, 0 deletions