aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ice40/dsp_map.v
diff options
context:
space:
mode:
authorSergey <37293587+SergeyDegtyar@users.noreply.github.com>2019-10-01 11:04:32 +0300
committerGitHub <noreply@github.com>2019-10-01 11:04:32 +0300
commite092c4ae6b60cf67efd16efbfbf739895ad501c0 (patch)
tree939a5b94d14a11df511aa95482458b33a1f6139f /techlibs/ice40/dsp_map.v
parent1070f2e90b9ba37856932189ef09a0f2316d9a21 (diff)
parentd963e8c2c6207ad98d48dc528922ad58c030173f (diff)
downloadyosys-e092c4ae6b60cf67efd16efbfbf739895ad501c0.tar.gz
yosys-e092c4ae6b60cf67efd16efbfbf739895ad501c0.tar.bz2
yosys-e092c4ae6b60cf67efd16efbfbf739895ad501c0.zip
Merge branch 'master' into SergeyDegtyar/efinix
Diffstat (limited to 'techlibs/ice40/dsp_map.v')
-rw-r--r--techlibs/ice40/dsp_map.v34
1 files changed, 34 insertions, 0 deletions
diff --git a/techlibs/ice40/dsp_map.v b/techlibs/ice40/dsp_map.v
new file mode 100644
index 000000000..06fa73956
--- /dev/null
+++ b/techlibs/ice40/dsp_map.v
@@ -0,0 +1,34 @@
+module \$__MUL16X16 (input [15:0] A, input [15:0] B, output [31:0] Y);
+ parameter A_SIGNED = 0;
+ parameter B_SIGNED = 0;
+ parameter A_WIDTH = 0;
+ parameter B_WIDTH = 0;
+ parameter Y_WIDTH = 0;
+
+ SB_MAC16 #(
+ .NEG_TRIGGER(1'b0),
+ .C_REG(1'b0),
+ .A_REG(1'b0),
+ .B_REG(1'b0),
+ .D_REG(1'b0),
+ .TOP_8x8_MULT_REG(1'b0),
+ .BOT_8x8_MULT_REG(1'b0),
+ .PIPELINE_16x16_MULT_REG1(1'b0),
+ .PIPELINE_16x16_MULT_REG2(1'b0),
+ .TOPOUTPUT_SELECT(2'b11),
+ .TOPADDSUB_LOWERINPUT(2'b0),
+ .TOPADDSUB_UPPERINPUT(1'b0),
+ .TOPADDSUB_CARRYSELECT(2'b0),
+ .BOTOUTPUT_SELECT(2'b11),
+ .BOTADDSUB_LOWERINPUT(2'b0),
+ .BOTADDSUB_UPPERINPUT(1'b0),
+ .BOTADDSUB_CARRYSELECT(2'b0),
+ .MODE_8x8(1'b0),
+ .A_SIGNED(A_SIGNED),
+ .B_SIGNED(B_SIGNED)
+ ) _TECHMAP_REPLACE_ (
+ .A(A),
+ .B(B),
+ .O(Y),
+ );
+endmodule