aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/gowin
diff options
context:
space:
mode:
authorPepijn de Vos <pepijndevos@gmail.com>2019-09-04 11:20:05 +0200
committerPepijn de Vos <pepijndevos@gmail.com>2019-09-04 11:20:05 +0200
commita6d81a8d146ab499e9b61e1ef8ab786a208fdcba (patch)
tree6a01134f36af532e6981f621a33c44499f5057f1 /techlibs/gowin
parent072367245184528de0907f48ed45af79901d93eb (diff)
parent5aa8d7ceeb663be24c7b815822d0de2ee25431a6 (diff)
downloadyosys-a6d81a8d146ab499e9b61e1ef8ab786a208fdcba.tar.gz
yosys-a6d81a8d146ab499e9b61e1ef8ab786a208fdcba.tar.bz2
yosys-a6d81a8d146ab499e9b61e1ef8ab786a208fdcba.zip
Merge remote-tracking branch 'diego/gowin'
Diffstat (limited to 'techlibs/gowin')
-rw-r--r--techlibs/gowin/arith_map.v2
-rw-r--r--techlibs/gowin/synth_gowin.cc2
2 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/gowin/arith_map.v b/techlibs/gowin/arith_map.v
index e15de6423..af805b254 100644
--- a/techlibs/gowin/arith_map.v
+++ b/techlibs/gowin/arith_map.v
@@ -45,7 +45,7 @@ module _80_gw1n_alu(A, B, CI, BI, X, Y, CO);
genvar i;
generate for (i = 0; i < Y_WIDTH; i = i + 1) begin:slice
- ALU #(.ALU_MODE(32'b0))
+ ALU #(.ALU_MODE(0))
alu(.I0(AA[i]),
.I1(BB[i]),
.I3(1'b0),
diff --git a/techlibs/gowin/synth_gowin.cc b/techlibs/gowin/synth_gowin.cc
index 9c2a5c837..0bfa9da1a 100644
--- a/techlibs/gowin/synth_gowin.cc
+++ b/techlibs/gowin/synth_gowin.cc
@@ -227,7 +227,7 @@ struct SynthGowinPass : public ScriptPass
if (check_label("vout"))
{
if (!vout_file.empty() || help_mode)
- run(stringf("write_verilog -nodec -attr2comment -defparam -renameprefix gen %s",
+ run(stringf("write_verilog -nohex -decimal -attr2comment -defparam -renameprefix gen %s",
help_mode ? "<file-name>" : vout_file.c_str()));
}
}