diff options
| author | Xiretza <xiretza@xiretza.xyz> | 2020-06-28 21:30:16 +0200 |
|---|---|---|
| committer | Xiretza <xiretza@xiretza.xyz> | 2020-06-28 21:30:16 +0200 |
| commit | e2cfe57eddce6708ca67692131dc7e7f89bdd049 (patch) | |
| tree | 79f92ea77bb1eaf9905bbad944918e45ada95598 /passes | |
| parent | b822beb1b2e667459f4864b759b7f4d82a064354 (diff) | |
| download | yosys-e2cfe57eddce6708ca67692131dc7e7f89bdd049.tar.gz yosys-e2cfe57eddce6708ca67692131dc7e7f89bdd049.tar.bz2 yosys-e2cfe57eddce6708ca67692131dc7e7f89bdd049.zip | |
test_cell: don't generate directional shifts with \B_SIGNED=1
This was made an explicit error in e97e33d, "kernel: require \B_SIGNED=0
on $shl, $sshl, $shr, $sshr.".
Diffstat (limited to 'passes')
| -rw-r--r-- | passes/tests/test_cell.cc | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/passes/tests/test_cell.cc b/passes/tests/test_cell.cc index 942468e29..125efbaa3 100644 --- a/passes/tests/test_cell.cc +++ b/passes/tests/test_cell.cc @@ -264,6 +264,10 @@ static void create_gold_module(RTLIL::Design *design, RTLIL::IdString cell_type, cell->setPort(ID::Y, wire); } + if (cell_type.in(ID($shl), ID($shr), ID($sshl), ID($sshr))) { + cell->parameters[ID::B_SIGNED] = false; + } + if (muxdiv && cell_type.in(ID($div), ID($mod), ID($divfloor), ID($modfloor))) { auto b_not_zero = module->ReduceBool(NEW_ID, cell->getPort(ID::B)); auto div_out = module->addWire(NEW_ID, GetSize(cell->getPort(ID::Y))); |