aboutsummaryrefslogtreecommitdiffstats
path: root/passes/tests
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-06-10 07:16:30 +0200
committerClifford Wolf <clifford@clifford.at>2015-06-10 07:16:30 +0200
commit85287295b27dc3d51d2958dccb4f9098984b794a (patch)
tree03d1517947ed1dc553e3cb1a765b785dc0014645 /passes/tests
parent66f9ee412ae94fa305660bdc33fa0c00fedd5500 (diff)
downloadyosys-85287295b27dc3d51d2958dccb4f9098984b794a.tar.gz
yosys-85287295b27dc3d51d2958dccb4f9098984b794a.tar.bz2
yosys-85287295b27dc3d51d2958dccb4f9098984b794a.zip
Fixed cellaigs port extending
Diffstat (limited to 'passes/tests')
-rw-r--r--passes/tests/test_cell.cc7
1 files changed, 7 insertions, 0 deletions
diff --git a/passes/tests/test_cell.cc b/passes/tests/test_cell.cc
index 268f25598..9a7934f55 100644
--- a/passes/tests/test_cell.cc
+++ b/passes/tests/test_cell.cc
@@ -536,6 +536,9 @@ struct TestCellPass : public Pass {
log(" -simlib\n");
log(" use \"techmap -map +/simlib.v -max_iter 2 -autoproc\"\n");
log("\n");
+ log(" -aig\n");
+ log(" instead of calling \"techmap\", call \"aig\"\n");
+ log("\n");
log(" -muxdiv\n");
log(" when creating test benches with dividers, create an additional mux\n");
log(" to mask out the division-by-zero case\n");
@@ -600,6 +603,10 @@ struct TestCellPass : public Pass {
techmap_cmd = "techmap -map +/simlib.v -max_iter 2 -autoproc";
continue;
}
+ if (args[argidx] == "-aig") {
+ techmap_cmd = "aig";
+ continue;
+ }
if (args[argidx] == "-muxdiv") {
muxdiv = true;
continue;