aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/simplemap.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-20 17:24:06 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-20 17:24:06 -0700
commit9dc11cd842952deca8e826b662f4565e2b52bd1d (patch)
tree6caa919ebcb4618581d8dce4a43f98dbe585bda8 /passes/techmap/simplemap.cc
parentb25254020c7edc9e4d3fb2a24be5f029a09a1ee0 (diff)
parentf84a84e3f1a27b361c21fcd30fcf50c1a6586629 (diff)
downloadyosys-9dc11cd842952deca8e826b662f4565e2b52bd1d.tar.gz
yosys-9dc11cd842952deca8e826b662f4565e2b52bd1d.tar.bz2
yosys-9dc11cd842952deca8e826b662f4565e2b52bd1d.zip
Merge remote-tracking branch 'origin/master' into xc7srl
Diffstat (limited to 'passes/techmap/simplemap.cc')
-rw-r--r--passes/techmap/simplemap.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/simplemap.cc b/passes/techmap/simplemap.cc
index 660b60601..f3da80c66 100644
--- a/passes/techmap/simplemap.cc
+++ b/passes/techmap/simplemap.cc
@@ -599,7 +599,7 @@ struct SimplemapPass : public Pass {
simplemap_get_mappers(mappers);
for (auto mod : design->modules()) {
- if (!design->selected(mod))
+ if (!design->selected(mod) || mod->get_blackbox_attribute())
continue;
std::vector<RTLIL::Cell*> cells = mod->cells();
for (auto cell : cells) {