aboutsummaryrefslogtreecommitdiffstats
path: root/passes/techmap/insbuf.cc
diff options
context:
space:
mode:
authorBenedikt Tutzer <benedikt.tutzer@tuwien.ac.at>2019-03-28 12:16:39 +0100
committerBenedikt Tutzer <benedikt.tutzer@tuwien.ac.at>2019-03-28 12:16:39 +0100
commit03d1606b42110f8eac7311ac57c7334d1f781273 (patch)
tree9fc490a93fbb75ac3e23b276a151e22ca1a3b84e /passes/techmap/insbuf.cc
parentb9288b216dce110ad11eb0615a6a911a9fcae05b (diff)
parent32bd0f22ec93202e67395901cdc64c20df7f0da7 (diff)
downloadyosys-03d1606b42110f8eac7311ac57c7334d1f781273.tar.gz
yosys-03d1606b42110f8eac7311ac57c7334d1f781273.tar.bz2
yosys-03d1606b42110f8eac7311ac57c7334d1f781273.zip
Merge remote-tracking branch 'origin/master' into feature/python_bindings
Diffstat (limited to 'passes/techmap/insbuf.cc')
-rw-r--r--passes/techmap/insbuf.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/passes/techmap/insbuf.cc b/passes/techmap/insbuf.cc
index aa81468dc..2173049b4 100644
--- a/passes/techmap/insbuf.cc
+++ b/passes/techmap/insbuf.cc
@@ -25,7 +25,7 @@ PRIVATE_NAMESPACE_BEGIN
struct InsbufPass : public Pass {
InsbufPass() : Pass("insbuf", "insert buffer cells for connected wires") { }
- virtual void help()
+ void help() YS_OVERRIDE
{
log("\n");
log(" insbuf [options] [selection]\n");
@@ -37,7 +37,7 @@ struct InsbufPass : public Pass {
log(" call to \"clean\" will remove all $_BUF_ in the design.)\n");
log("\n");
}
- virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
+ void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
log_header(design, "Executing INSBUF pass (insert buffer cells for connected wires).\n");