aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat/eval.cc
diff options
context:
space:
mode:
authorAman Goel <amangoel@umich.edu>2018-08-18 08:18:40 +0530
committerGitHub <noreply@github.com>2018-08-18 08:18:40 +0530
commit61f002c908830d59e883d25668b731e7d12470d0 (patch)
tree25174f7321f60e14ca6c144544f29971c40abe9b /passes/sat/eval.cc
parent5dcb899e76a82c8aa84552a59f4a9f64394e7785 (diff)
parente343f3e6d475984c21611474bffe7dcd8f599497 (diff)
downloadyosys-61f002c908830d59e883d25668b731e7d12470d0.tar.gz
yosys-61f002c908830d59e883d25668b731e7d12470d0.tar.bz2
yosys-61f002c908830d59e883d25668b731e7d12470d0.zip
Merge pull request #3 from YosysHQ/master
Updates from official repo
Diffstat (limited to 'passes/sat/eval.cc')
-rw-r--r--passes/sat/eval.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/passes/sat/eval.cc b/passes/sat/eval.cc
index 09f69cc5c..008cd2dfa 100644
--- a/passes/sat/eval.cc
+++ b/passes/sat/eval.cc
@@ -360,7 +360,7 @@ struct VlogHammerReporter
struct EvalPass : public Pass {
EvalPass() : Pass("eval", "evaluate the circuit given an input") { }
- virtual void help()
+ void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
@@ -383,7 +383,7 @@ struct EvalPass : public Pass {
log(" then all output ports of the current module are used.\n");
log("\n");
}
- virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
+ void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
std::vector<std::pair<std::string, std::string>> sets;
std::vector<std::string> shows, tables;