diff options
| author | Clifford Wolf <clifford@clifford.at> | 2018-09-19 15:07:28 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2018-09-19 15:07:28 +0200 |
| commit | f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb (patch) | |
| tree | e0d9302ac85ad4a3df2c960b650d6d94fa37e58b /manual | |
| parent | 592a82c0ad8beb6de023aa2a131aab6472f949e8 (diff) | |
| parent | efac8a45a6965bdcbb7fb810d657d2c63b6cb7fe (diff) | |
| download | yosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.tar.gz yosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.tar.bz2 yosys-f1972b6c9084d9eb5e13cd8d07702fba8a5fe7bb.zip | |
Merge pull request #631 from acw1251/master
Fixed typo in "verilog_write" help message
Diffstat (limited to 'manual')
| -rw-r--r-- | manual/command-reference-manual.tex | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/manual/command-reference-manual.tex b/manual/command-reference-manual.tex index 8af8ccdd0..fea2354e6 100644 --- a/manual/command-reference-manual.tex +++ b/manual/command-reference-manual.tex @@ -4421,13 +4421,13 @@ Write the current design to a Verilog file. -nodec 32-bit constant values are by default dumped as decimal numbers, - not bit pattern. This option decativates this feature and instead + not bit pattern. This option deactivates this feature and instead will write out all constants in binary. -nostr Parameters and attributes that are specified as strings in the original input will be output as strings by this back-end. This - decativates this feature and instead will write string constants + deactivates this feature and instead will write string constants as binary numbers. -defparam |