aboutsummaryrefslogtreecommitdiffstats
path: root/manual
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-03-22 09:49:46 +0100
committerClifford Wolf <clifford@clifford.at>2015-03-22 09:49:46 +0100
commit611cd010ae96b2b8eb394e051584861044977421 (patch)
treeeedfc4dc6ab00e7ac2654b6f0a4c7dd5aaad6800 /manual
parent6f8547bfc6f744b1d683f1124dc3bfb88bf9c630 (diff)
downloadyosys-611cd010ae96b2b8eb394e051584861044977421.tar.gz
yosys-611cd010ae96b2b8eb394e051584861044977421.tar.bz2
yosys-611cd010ae96b2b8eb394e051584861044977421.zip
Added blif reference to appnote 010
Diffstat (limited to 'manual')
-rw-r--r--manual/APPNOTE_010_Verilog_to_BLIF.tex6
1 files changed, 5 insertions, 1 deletions
diff --git a/manual/APPNOTE_010_Verilog_to_BLIF.tex b/manual/APPNOTE_010_Verilog_to_BLIF.tex
index 9ee87bc44..0f521fb0a 100644
--- a/manual/APPNOTE_010_Verilog_to_BLIF.tex
+++ b/manual/APPNOTE_010_Verilog_to_BLIF.tex
@@ -61,7 +61,7 @@ to easily create complex designs from small HDL code. It is the preferred
method of design entry for many designers\footnote{The other half prefers VHDL,
a very different but -- of course -- equally powerful language.}.
-The Berkeley Logic Interchange Format (BLIF) is a simple file format for
+The Berkeley Logic Interchange Format (BLIF) \cite{blif} is a simple file format for
exchanging sequential logic between programs. It is easy to generate and
easy to parse and is therefore the preferred method of design entry for
many authors of logic synthesis tools.
@@ -456,6 +456,10 @@ Conor Santifort. Amber ARM-compatible core. \\
Berkeley Logic Synthesis and Verification Group. ABC: A System for Sequential Synthesis and Verification. \\
\url{http://www.eecs.berkeley.edu/~alanmi/abc/}
+\bibitem{blif}
+Berkeley Logic Interchange Format (BLIF) \\
+\url{http://vlsi.colorado.edu/~vis/blif.ps}
+
\end{thebibliography}