aboutsummaryrefslogtreecommitdiffstats
path: root/manual
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-02-23 19:37:00 +0100
committerClifford Wolf <clifford@clifford.at>2018-02-23 19:37:00 +0100
commit0d636964b81ed5db4a7031a24c4b04e3bc879ad5 (patch)
tree30ec1719eadc3d0a991e0b94e54a3c1a623c66d9 /manual
parent2521ed305e9d48929c9ede93b8cb0069739408f5 (diff)
parentb13e6bd375dc19fc2d6a3e67cdc6c045da732200 (diff)
downloadyosys-0d636964b81ed5db4a7031a24c4b04e3bc879ad5.tar.gz
yosys-0d636964b81ed5db4a7031a24c4b04e3bc879ad5.tar.bz2
yosys-0d636964b81ed5db4a7031a24c4b04e3bc879ad5.zip
Merge branch 'forall'
Diffstat (limited to 'manual')
-rw-r--r--manual/CHAPTER_CellLib.tex3
1 files changed, 2 insertions, 1 deletions
diff --git a/manual/CHAPTER_CellLib.tex b/manual/CHAPTER_CellLib.tex
index c36e61b05..277e89328 100644
--- a/manual/CHAPTER_CellLib.tex
+++ b/manual/CHAPTER_CellLib.tex
@@ -421,7 +421,8 @@ pass. The combinatorial logic cells can be mapped to physical cells from a Liber
using the {\tt abc} pass.
\begin{fixme}
-Add information about {\tt \$assert}, {\tt \$assume}, {\tt \$live}, {\tt \$fair}, {\tt \$cover}, {\tt \$equiv}, {\tt \$initstate}, {\tt \$anyconst}, and {\tt \$anyseq} cells.
+Add information about {\tt \$assert}, {\tt \$assume}, {\tt \$live}, {\tt \$fair}, {\tt \$cover}, {\tt \$equiv},
+{\tt \$initstate}, {\tt \$anyconst}, {\tt \$anyseq}, {\tt \$allconst}, {\tt \$allseq} cells.
\end{fixme}
\begin{fixme}