aboutsummaryrefslogtreecommitdiffstats
path: root/manual/CHAPTER_Prog
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-27 10:18:00 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-27 11:18:30 +0200
commit10e5791c5e5660cb784503d36439ee90d61eb06b (patch)
treed7bd3d8f1d0254e14fcf68ce25545f42afab9724 /manual/CHAPTER_Prog
parentd088854b47f5f77c6a62be2ba4b895164938d7a2 (diff)
downloadyosys-10e5791c5e5660cb784503d36439ee90d61eb06b.tar.gz
yosys-10e5791c5e5660cb784503d36439ee90d61eb06b.tar.bz2
yosys-10e5791c5e5660cb784503d36439ee90d61eb06b.zip
Refactoring: Renamed RTLIL::Design::modules to modules_
Diffstat (limited to 'manual/CHAPTER_Prog')
-rw-r--r--manual/CHAPTER_Prog/stubnets.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/manual/CHAPTER_Prog/stubnets.cc b/manual/CHAPTER_Prog/stubnets.cc
index a57907435..4d1452c97 100644
--- a/manual/CHAPTER_Prog/stubnets.cc
+++ b/manual/CHAPTER_Prog/stubnets.cc
@@ -120,7 +120,7 @@ struct StubnetsPass : public Pass {
// call find_stub_nets() for each module that is either
// selected as a whole or contains selected objects.
- for (auto &it : design->modules)
+ for (auto &it : design->modules_)
if (design->selected_module(it.first))
find_stub_nets(design, it.second, report_bits);
}