diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-07-08 10:46:08 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-07-08 10:46:08 -0700 |
| commit | c71ad5482ed27eed361b95e4d99eacdec91e0694 (patch) | |
| tree | 4d64bbffc199cd53edde9baf78d54dff5be97b4b /manual/CHAPTER_Overview.tex | |
| parent | c35023d0bf25fc12b09dea6b43ca28639b710078 (diff) | |
| parent | 030483ffb909ab38e10d437d09ec922cb0ad2ce8 (diff) | |
| download | yosys-c71ad5482ed27eed361b95e4d99eacdec91e0694.tar.gz yosys-c71ad5482ed27eed361b95e4d99eacdec91e0694.tar.bz2 yosys-c71ad5482ed27eed361b95e4d99eacdec91e0694.zip | |
Merge remote-tracking branch 'origin/master' into xc7mux
Diffstat (limited to 'manual/CHAPTER_Overview.tex')
| -rw-r--r-- | manual/CHAPTER_Overview.tex | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/manual/CHAPTER_Overview.tex b/manual/CHAPTER_Overview.tex index 1a25c477f..3009bf2c0 100644 --- a/manual/CHAPTER_Overview.tex +++ b/manual/CHAPTER_Overview.tex @@ -331,8 +331,9 @@ to update {\tt \textbackslash{}q}. An RTLIL::Process is a container for zero or more RTLIL::SyncRule objects and exactly one RTLIL::CaseRule object, which is called the {\it root case}. -An RTLIL::SyncRule object contains an (optional) synchronization condition -(signal and edge-type) and zero or more assignments (RTLIL::SigSig). +An RTLIL::SyncRule object contains an (optional) synchronization condition (signal and edge-type) and zero or +more assignments (RTLIL::SigSig). The {\tt always} synchronization condition is used to break combinatorial +loops when a latch should be inferred instead. An RTLIL::CaseRule is a container for zero or more assignments (RTLIL::SigSig) and zero or more RTLIL::SwitchRule objects. An RTLIL::SwitchRule objects is a |