diff options
| author | Clifford Wolf <clifford@clifford.at> | 2019-07-09 16:56:29 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-07-09 16:56:29 +0200 |
| commit | ef07a313b4122b9ceb233ed7dd4733db97272577 (patch) | |
| tree | ef7570bb5a462e44cc40da51894917db7ff4a76a /kernel | |
| parent | a429aedc0ff21b95ded89320144d2063234a3d7e (diff) | |
| parent | 93bc5affd3fc635dafec3a37bf4c5b94c252036f (diff) | |
| download | yosys-ef07a313b4122b9ceb233ed7dd4733db97272577.tar.gz yosys-ef07a313b4122b9ceb233ed7dd4733db97272577.tar.bz2 yosys-ef07a313b4122b9ceb233ed7dd4733db97272577.zip | |
Merge pull request #1162 from whitequark/rtlil-case-attrs
Allow attributes on individual switch cases in RTLIL
Diffstat (limited to 'kernel')
| -rw-r--r-- | kernel/rtlil.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/kernel/rtlil.h b/kernel/rtlil.h index f4fcf5dcf..82cbfaf28 100644 --- a/kernel/rtlil.h +++ b/kernel/rtlil.h @@ -1327,7 +1327,7 @@ public: #endif }; -struct RTLIL::CaseRule +struct RTLIL::CaseRule : public RTLIL::AttrObject { std::vector<RTLIL::SigSpec> compare; std::vector<RTLIL::SigSig> actions; |