diff options
author | whitequark <whitequark@whitequark.org> | 2020-06-19 01:32:48 +0000 |
---|---|---|
committer | whitequark <whitequark@whitequark.org> | 2020-06-19 15:48:58 +0000 |
commit | 118e4caa37aa437974d9ec2ac65a4c6048cf6291 (patch) | |
tree | bbac3bc60c6c5c7fbe417292eebd9819afb9c72a /kernel | |
parent | 21692c4a2e0e70d6e0d09dd0b3c93ff70f1f236e (diff) | |
download | yosys-118e4caa37aa437974d9ec2ac65a4c6048cf6291.tar.gz yosys-118e4caa37aa437974d9ec2ac65a4c6048cf6291.tar.bz2 yosys-118e4caa37aa437974d9ec2ac65a4c6048cf6291.zip |
Remove YS_ATTRIBUTE(unused) where present just for log_assert()/log_debug().
Diffstat (limited to 'kernel')
-rw-r--r-- | kernel/log.h | 2 | ||||
-rw-r--r-- | kernel/modtools.h | 6 |
2 files changed, 4 insertions, 4 deletions
diff --git a/kernel/log.h b/kernel/log.h index 9935a9271..e9d09d0da 100644 --- a/kernel/log.h +++ b/kernel/log.h @@ -370,7 +370,7 @@ static inline void log_dump_val_worker(char *v) { log("%s", v); } static inline void log_dump_val_worker(const char *v) { log("%s", v); } static inline void log_dump_val_worker(std::string v) { log("%s", v.c_str()); } static inline void log_dump_val_worker(PerformanceTimer p) { log("%f seconds", p.sec()); } -static inline void log_dump_args_worker(const char *p YS_ATTRIBUTE(unused)) { log_assert(*p == 0); } +static inline void log_dump_args_worker(const char *p) { log_assert(*p == 0); } void log_dump_val_worker(RTLIL::IdString v); void log_dump_val_worker(RTLIL::SigSpec v); void log_dump_val_worker(RTLIL::State v); diff --git a/kernel/modtools.h b/kernel/modtools.h index 9d6a50502..29c510059 100644 --- a/kernel/modtools.h +++ b/kernel/modtools.h @@ -169,7 +169,7 @@ struct ModIndex : public RTLIL::Monitor port_add(cell, port, sig); } - void notify_connect(RTLIL::Module *mod YS_ATTRIBUTE(unused), const RTLIL::SigSig &sigsig) override + void notify_connect(RTLIL::Module *mod, const RTLIL::SigSig &sigsig) override { log_assert(module == mod); @@ -214,13 +214,13 @@ struct ModIndex : public RTLIL::Monitor } } - void notify_connect(RTLIL::Module *mod YS_ATTRIBUTE(unused), const std::vector<RTLIL::SigSig>&) override + void notify_connect(RTLIL::Module *mod, const std::vector<RTLIL::SigSig>&) override { log_assert(module == mod); auto_reload_module = true; } - void notify_blackout(RTLIL::Module *mod YS_ATTRIBUTE(unused)) override + void notify_blackout(RTLIL::Module *mod) override { log_assert(module == mod); auto_reload_module = true; |