diff options
author | Clifford Wolf <clifford@clifford.at> | 2018-02-23 13:14:47 +0100 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2018-02-23 13:14:47 +0100 |
commit | eb67a7532bf1d8195216257a2d6d301c03980591 (patch) | |
tree | f9246e5ace86c1cc365b4f5111061d99fbcc9aeb /kernel/rtlil.cc | |
parent | 2521ed305e9d48929c9ede93b8cb0069739408f5 (diff) | |
download | yosys-eb67a7532bf1d8195216257a2d6d301c03980591.tar.gz yosys-eb67a7532bf1d8195216257a2d6d301c03980591.tar.bz2 yosys-eb67a7532bf1d8195216257a2d6d301c03980591.zip |
Add $allconst and $allseq cell types
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'kernel/rtlil.cc')
-rw-r--r-- | kernel/rtlil.cc | 22 |
1 files changed, 21 insertions, 1 deletions
diff --git a/kernel/rtlil.cc b/kernel/rtlil.cc index fb3d9dbe9..a4fa2cf04 100644 --- a/kernel/rtlil.cc +++ b/kernel/rtlil.cc @@ -1101,7 +1101,7 @@ namespace { return; } - if (cell->type.in("$anyconst", "$anyseq")) { + if (cell->type.in("$anyconst", "$anyseq", "$allconst", "$allseq")) { port("\\Y", param("\\WIDTH")); check_expected(); return; @@ -2145,6 +2145,26 @@ RTLIL::SigSpec RTLIL::Module::Anyseq(RTLIL::IdString name, int width, const std: return sig; } +RTLIL::SigSpec RTLIL::Module::Allconst(RTLIL::IdString name, int width, const std::string &src) +{ + RTLIL::SigSpec sig = addWire(NEW_ID, width); + Cell *cell = addCell(name, "$allconst"); + cell->setParam("\\WIDTH", width); + cell->setPort("\\Y", sig); + cell->set_src_attribute(src); + return sig; +} + +RTLIL::SigSpec RTLIL::Module::Allseq(RTLIL::IdString name, int width, const std::string &src) +{ + RTLIL::SigSpec sig = addWire(NEW_ID, width); + Cell *cell = addCell(name, "$allseq"); + cell->setParam("\\WIDTH", width); + cell->setPort("\\Y", sig); + cell->set_src_attribute(src); + return sig; +} + RTLIL::SigSpec RTLIL::Module::Initstate(RTLIL::IdString name, const std::string &src) { RTLIL::SigSpec sig = addWire(NEW_ID); |