diff options
| author | Clifford Wolf <clifford@clifford.at> | 2016-12-21 10:16:47 +0100 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2016-12-21 10:16:47 +0100 |
| commit | f144adec587e2d0e993098abc5b576721ba969dd (patch) | |
| tree | 83ab4b73372913a15505e4482f047547a02ae17f /frontends/vhdl2verilog | |
| parent | f31e6a7174243f463db10afb29f7e2d2b140f56c (diff) | |
| download | yosys-f144adec587e2d0e993098abc5b576721ba969dd.tar.gz yosys-f144adec587e2d0e993098abc5b576721ba969dd.tar.bz2 yosys-f144adec587e2d0e993098abc5b576721ba969dd.zip | |
Added AIGER back-end to automatic back-end detection
Diffstat (limited to 'frontends/vhdl2verilog')
0 files changed, 0 insertions, 0 deletions