diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-31 16:38:54 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-31 16:38:54 +0200 |
| commit | cdae8abe16847c533171fed111beea7b52202cce (patch) | |
| tree | bf8dddb4a4ca4d70c83603ef61b2d22cb95d153a /frontends/verilog | |
| parent | b5a9e51b966abdfedc9309defa79b5141928e84a (diff) | |
| download | yosys-cdae8abe16847c533171fed111beea7b52202cce.tar.gz yosys-cdae8abe16847c533171fed111beea7b52202cce.tar.bz2 yosys-cdae8abe16847c533171fed111beea7b52202cce.zip | |
Renamed port access function on RTLIL::Cell, added param access functions
Diffstat (limited to 'frontends/verilog')
0 files changed, 0 insertions, 0 deletions