aboutsummaryrefslogtreecommitdiffstats
path: root/backends/btor
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-23 13:13:10 -0700
committerGitHub <noreply@github.com>2019-05-23 13:13:10 -0700
commit67a4850e3505e97bcb01fb02a688beee89af6e76 (patch)
treeabca4263ba6df2c3d7d749ee4d566fb56c374263 /backends/btor
parentca4694735455512162da1d4a24429ecf350a8abe (diff)
parent99a3fee8f4a0f89f865ccf5292d5e70d59febd9f (diff)
downloadyosys-67a4850e3505e97bcb01fb02a688beee89af6e76.tar.gz
yosys-67a4850e3505e97bcb01fb02a688beee89af6e76.tar.bz2
yosys-67a4850e3505e97bcb01fb02a688beee89af6e76.zip
Merge pull request #1036 from YosysHQ/eddie/xilinx_dram
Add "min bits" and "min wports" to xilinx dram rules
Diffstat (limited to 'backends/btor')
0 files changed, 0 insertions, 0 deletions