aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJulius Roob <roob@informatik.uni-kl.de>2020-11-26 13:28:28 +0100
committerJulius Roob <roob@informatik.uni-kl.de>2020-11-26 13:31:22 +0100
commit2e23dfd96bee8df01912ffae71b95aaf35567aa7 (patch)
tree42fe14ebab31b58561aa3c9fc16a06a768661052
parent2116c585810cddb73777b46ea9aad0d6d511d82b (diff)
downloadyosys-2e23dfd96bee8df01912ffae71b95aaf35567aa7.tar.gz
yosys-2e23dfd96bee8df01912ffae71b95aaf35567aa7.tar.bz2
yosys-2e23dfd96bee8df01912ffae71b95aaf35567aa7.zip
Return correct modname when found in cache.
-rw-r--r--frontends/ast/ast.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/frontends/ast/ast.cc b/frontends/ast/ast.cc
index c8183580b..1c0a8b34d 100644
--- a/frontends/ast/ast.cc
+++ b/frontends/ast/ast.cc
@@ -1511,6 +1511,7 @@ RTLIL::IdString AstModule::derive(RTLIL::Design *design, const dict<RTLIL::IdStr
}
} else {
+ modname = new_modname;
log("Found cached RTLIL representation for module `%s'.\n", modname.c_str());
}