aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/lookahead.capnp
blob: e69c165d872e0437fddf5b5b82b1ff170a6a5927 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
@0x97c69817483d9dea;

using Cxx = import "/capnp/c++.capnp";
$Cxx.namespace("lookahead_storage");

using DelayType = Int32;

struct TypeWireId {
    type  @0: Int32;
    index @1: Int32;
}

struct TypeWirePair {
    src @0 : TypeWireId;
    dst @1 : TypeWireId;
}

struct InputSiteWireCost {
    routeTo @0 : TypeWireId;
    cost    @1 : DelayType;
}

struct InputSiteWireCostMap {
    key   @0 : TypeWireId;
    value @1 : List(InputSiteWireCost);
}

struct OutputSiteWireCostMap {
    key               @0 : TypeWireId;
    cheapestRouteFrom @1 : TypeWireId;
    cost              @2 : DelayType;
}

struct SiteToSiteCostMap {
    key  @0 : TypeWirePair;
    cost @1 : DelayType;
}

struct CostMapEntry {
    key     @0 : TypeWirePair;
    data    @1 : List(DelayType);
    xDim    @2 : UInt32;
    yDim    @3 : UInt32;
    xOffset @4 : UInt32;
    yOffset @5 : UInt32;
    penalty @6 : DelayType;
}

struct CostMap {
    costMap @0 : List(CostMapEntry);
}

struct Lookahead {

    chipdbHash      @0 : Text;
    inputSiteWires  @1 : List(InputSiteWireCostMap);
    outputSiteWires @2 : List(OutputSiteWireCostMap);
    siteToSiteCost  @3 : List(SiteToSiteCostMap);
    costMap         @4 : CostMap;
}