aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/const_wire/wire.v
blob: 7905c92e348c4f5d1fa59aff39b796d6a54f703b (plain)
1
2
3
4
5
6
module top(output o, output o2);

assign o = 1'b0;
assign o2 = 1'b1;

endmodule