aboutsummaryrefslogtreecommitdiffstats
path: root/nexus/arch.cc
Commit message (Expand)AuthorAgeFilesLines
* archapi: Use arbitrary rather than actual placement in predictDelaygatecat2021-12-191-7/+5
* nexus: router1 speedup based on #867gatecat2021-12-171-0/+3
* nexus: Add resource cost overridesgatecat2021-09-241-2/+19
* nexus: LUT permutation supportgatecat2021-09-241-1/+1
* Merge pull request #822 from YosysHQ/gatecat/nexus-split-vccgatecat2021-09-231-0/+3
|\
| * nexus: Support for split Vcc routinggatecat2021-09-221-0/+3
* | Merge pull request #823 from YosysHQ/gatecat/nexus-r1-tweaksgatecat2021-09-221-1/+3
|\ \
| * | nexus: Tweaks for router1 performancegatecat2021-09-221-1/+3
| |/
* / nexus: Fix DSP macro placementgatecat2021-09-221-0/+42
|/
* nexus: Disable center DCC-thrus on 17k devicegatecat2021-06-161-0/+13
* Fixing old emails and names in copyrightsgatecat2021-06-121-1/+1
* Use hashlib for core netlist structuresgatecat2021-06-021-4/+4
* router2: Add heatmap by routing resource typegatecat2021-05-201-0/+11
* Revert "nexus: Enable placeAllAtOnce"gatecat2021-05-061-1/+4
* nexus: Enable placeAllAtOncegatecat2021-04-251-4/+1
* nexus: Fix copypastagatecat2021-03-081-1/+1
* nexus: Fail gracefully when seeing special pinsgatecat2021-03-051-1/+1
* Replace DelayInfo with DelayPair/DelayQuadgatecat2021-02-191-14/+12
* nexus: Switch to BaseArchD. Shah2021-02-051-14/+2
* Mark IdString and IdStringList single argument constructors explicit.Keith Rothman2021-02-041-3/+3
* nexus: Implement IdStringList for all arch object namesD. Shah2021-02-021-36/+34
* Run "make clangformat".Keith Rothman2021-02-021-2/+2
* Rename Partition -> BelBucket.Keith Rothman2021-02-021-3/+3
* Add Partition APIs to ice40, nexus, gowin archs.Keith Rothman2021-02-021-2/+15
* nexus: Switch from RelPtr to RelSliceD. Shah2021-01-271-37/+31
* nexus: Add basic LRAM support (no init)David Shah2020-12-021-0/+11
* nexus: Fix db integrity checkDavid Shah2020-11-301-17/+6
* nexus: Add post-place LUTFF optimisationDavid Shah2020-11-301-5/+23
* nexus: Preliminary integration of DSP timing dataDavid Shah2020-11-301-0/+49
* nexus: Tweak heuristics to improve routeabilityDavid Shah2020-11-301-2/+2
* nexus: Fix slow routing around DSPsDavid Shah2020-11-301-0/+24
* nexus: Tweak delay heuristicsDavid Shah2020-11-301-2/+4
* nexus: Add EBR timing analysisDavid Shah2020-11-301-0/+19
* nexus: Add LUTRAM and WIDEFN9 timing supportDavid Shah2020-11-301-3/+22
* timing: Add a few more cell typesDavid Shah2020-11-301-6/+76
* nexus: Swap sort order to make some lookups easierDavid Shah2020-11-301-2/+2
* nexus: Add cell delay lookupDavid Shah2020-11-301-0/+81
* nexus: Lookup speed grade and pip delaysDavid Shah2020-11-301-0/+21
* nexus: Default to router2 for nowDavid Shah2020-11-301-1/+1
* nexus: Improve placer configDavid Shah2020-11-301-0/+5
* nexus: Add stub GUIDavid Shah2020-11-301-3/+57
* nexus: Add a simple global routing passDavid Shah2020-11-301-0/+3
* nexus: Generate FASM files that can be used standaloneDavid Shah2020-11-301-0/+8
* nexus: Build and embed chipdb automaticallyDavid Shah2020-11-301-12/+7
* nexus: Refactor cell pin style dbDavid Shah2020-11-301-0/+1
* nexus: Add IO packingDavid Shah2020-11-301-4/+14
* nexus: Lookup of package and IO pinsDavid Shah2020-11-301-0/+89
* nexus: Infrastructure for constant/inv handlingDavid Shah2020-11-301-0/+44
* nexus: Bring up to dateDavid Shah2020-11-301-2/+40
* nexus: Working on validity checkingDavid Shah2020-11-301-6/+0
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-06 20:03:45 +0000