aboutsummaryrefslogtreecommitdiffstats
path: root/mistral/bitstream.cc
Commit message (Collapse)AuthorAgeFilesLines
* mistral: Updated CLK mux select namegatecat2022-03-181-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Update to latest upstreamgatecat2022-03-171-11/+17
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: M10K initialisation supportLofty2022-03-121-2/+17
|
* mistral: fixes and debug infoLofty2022-03-091-10/+11
|
* mistral: some more M10K fixesLofty2022-03-091-2/+2
|
* mistral: preliminary bitstream infoLofty2022-03-091-0/+41
|
* refactor: New member functions to replace design_utilsgatecat2022-02-181-5/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* run clangformatgatecat2022-02-031-7/+9
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Mistral: Use log_error, remove leftover debugging printf.Olivier Galibert2022-01-191-1/+0
|
* Mistral: fix gpio OE, add hmc bypass supportOlivier Galibert2022-01-181-24/+38
|
* Sync with the current state of mistralOlivier Galibert2022-01-181-99/+4
|
* mistral: Update to latest enum namegatecat2021-12-221-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Adding support for MLABs as memorygatecat2021-10-051-4/+46
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* clangformatgatecat2021-08-261-3/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Use MLABs as if they're LABs (for now)Lofty2021-08-171-24/+26
| | | | Signed-off-by: Lofty <dan.ravensloft@gmail.com>
* Use hashlib for core netlist structuresgatecat2021-06-021-5/+5
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Make RBF compression optionalgatecat2021-05-301-1/+6
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add MISTRAL_CLKBUF cell typegatecat2021-05-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix ENA and ACLR bitstream generationgatecat2021-05-151-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Fix EF_SEL and BTO_DISgatecat2021-05-151-3/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: PKREG bits appear to be mirrored within a half?gatecat2021-05-151-2/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: FF&CLKBUF fixes, part 1gatecat2021-05-151-1/+9
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: First pass at FF and CLKBUF bitgengatecat2021-05-151-10/+102
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Carry fixesgatecat2021-05-151-1/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Carry debugginggatecat2021-05-151-1/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Write arith mode to bitstream (not yet functional)gatecat2021-05-151-0/+3
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Write LUT initsgatecat2021-05-151-0/+37
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add some IO configurationgatecat2021-05-151-0/+30
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Setting some more boilerplate bitsgatecat2021-05-151-0/+102
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add stub RBF generationgatecat2021-05-151-0/+84
Signed-off-by: gatecat <gatecat@ds0.me>