aboutsummaryrefslogtreecommitdiffstats
path: root/generic/arch.cc
Commit message (Expand)AuthorAgeFilesLines
* viaduct: Add support for GUIsgatecat2023-04-111-15/+45
* cmake: Make HeAP placer always-enabledgatecat2023-03-171-10/+2
* api: add explain_invalid option to isBelLocationValidgatecat2022-12-071-2/+2
* refactor: ArcBounds -> BoundingBoxgatecat2022-12-071-2/+2
* api: Make NetInfo* of checkPipAvailForNet constgatecat2022-12-021-1/+1
* generic: addBelPin with direction as an arggatecat2022-08-041-25/+5
* netlist: Add PseudoCell APIgatecat2022-07-081-1/+1
* generic: Add some extra helpers for viaduct uarchesgatecat2022-05-021-0/+24
* generic: Add missing uarch guardgatecat2022-04-271-1/+2
* generic: Allow bel pins without wiresgatecat2022-04-041-3/+6
* refactor: New member functions to replace design_utilsgatecat2022-02-181-1/+1
* Viaduct API for a hybrid between generic and full-custom archgatecat2022-01-041-6/+54
* generic: Refactor for faster performancegatecat2021-12-301-144/+130
* archapi: Use arbitrary rather than actual placement in predictDelaygatecat2021-12-191-4/+5
* Fixing old emails and names in copyrightsgatecat2021-06-121-1/+1
* Use hashlib for core netlist structuresgatecat2021-06-021-2/+2
* Add "checkPipAvailForNet" to Arch API.Keith Rothman2021-03-221-0/+6
* Change CellInfo in getBelPinsForCellPin to be const.Keith Rothman2021-02-231-1/+1
* Replace DelayInfo with DelayPair/DelayQuadgatecat2021-02-191-11/+10
* Remove isValidBelForCellgatecat2021-02-161-15/+0
* generic: Add APIs for controlling cell->bel pin mappinggatecat2021-02-151-1/+14
* Merge pull request #575 from YosysHQ/gatecat/belpin-2gatecat2021-02-151-0/+2
|\
| * Add getBelPinsForCellPin to Arch APIgatecat2021-02-101-0/+2
* | Add getBelHidden and add some missing "override" statements.Keith Rothman2021-02-111-1/+4
|/
* generic: Fix pin names accidentally being IdStringList not IdStringD. Shah2021-02-051-3/+3
* Mark IdString and IdStringList single argument constructors explicit.Keith Rothman2021-02-041-11/+8
* generic: Use IdStringList for all arch object namesD. Shah2021-02-021-34/+40
* Remove wire alias APIDavid Shah2020-10-151-16/+0
* generic: Implement getRouteBoundingBoxDavid Shah2020-02-031-0/+24
* router2: Improve flow and log outputDavid Shah2020-02-031-1/+1
* Allow selection of router algorithmDavid Shah2020-02-031-2/+16
* generic: Improve error handling when Wire/Pip/Bel is not foundDavid Shah2019-11-271-21/+45
* generic: Use HeAP as placer where possibleDavid Shah2019-11-261-3/+33
* generic: New Property interfaceDavid Shah2019-08-051-2/+2
* clangformat runMiodrag Milanovic2019-06-251-1/+2
* Use flags for each stepMiodrag Milanovic2019-06-141-2/+2
* Save top level attrs and store current stepMiodrag Milanovic2019-06-071-2/+10
* CleanupMiodrag Milanovic2019-06-071-11/+0
* WIP saving/loading attributesMiodrag Milanovic2019-06-071-0/+11
* generic: Fix predictDelayDavid Shah2019-04-041-2/+2
* generic: Cell timing supportDavid Shah2019-04-041-6/+59
* generic: GUI Python bindingsDavid Shah2019-04-031-2/+12
* generic: Simple procedural example worksDavid Shah2019-04-021-3/+9
* generic: Add a simple packer for generic SLICEs and IOBsDavid Shah2019-04-021-2/+70
* Add --placer option and refactor placer selectionDavid Shah2019-03-241-1/+14
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-0/+2
|\
| * Add getConflictingPipWire() arch API, router1 improvementsClifford Wolf2018-11-111-0/+2
* | generic: Update arch to new timing APIDavid Shah2018-11-121-1/+6
|/
* clangformatDavid Shah2018-09-301-12/+3
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-181-2/+2
|\
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-03 07:29:08 +0000