aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5
Commit message (Expand)AuthorAgeFilesLines
* CMake: rewrite chipdb handling from ground up.whitequark2020-06-256-119/+151
* ecp5: Fix placement of DCCs to guarantee routeabilityDavid Shah2020-06-101-2/+44
* Merge pull request #447 from whitequark/wasiDavid Shah2020-05-242-8/+18
|\
| * Port nextpnr-{ice40,ecp5} to WASI.whitequark2020-05-232-8/+18
* | Merge pull request #440 from YosysHQ/lattice-fixesDavid Shah2020-05-183-0/+28
|\ \
| * | ecp5: Disconnect dedicated DCU inputs if connected to constantsDavid Shah2020-05-141-0/+12
| * | ecp5: Improve global routing robustnessDavid Shah2020-05-141-0/+11
| * | ecp5: Don't promote VCC/GND to globals even if connected to clock portDavid Shah2020-05-141-0/+2
| * | lpf: Support // commentsDavid Shah2020-05-141-0/+3
| |/
* | clangformatDavid Shah2020-05-161-1/+2
* | Merge pull request #442 from nategraff-sifive/fix-unsupported-spellingDavid Shah2020-05-141-5/+5
|\ \ | |/ |/|
| * Fix spelling of 'unsupported'Nathaniel Graff2020-05-131-5/+5
* | ecp5: Allow setting drive strength for LVCMOS33D IOsMike Walters2020-05-121-0/+19
|/
* ecp5: MULT18X18D timing fixesDavid Shah2020-05-011-10/+26
* No cell delay for clocked MULT18X18DRoss Schlaikjer2020-04-301-0/+2
* Further condenseRoss Schlaikjer2020-04-291-11/+10
* Dedupe clock error checkRoss Schlaikjer2020-04-291-12/+13
* Issue warning for mixed-mode inputsRoss Schlaikjer2020-04-293-40/+46
* Handle register timing caseRoss Schlaikjer2020-04-291-6/+58
* Use registered port class on mult18x18Ross Schlaikjer2020-04-291-3/+5
* Alter MULT18X18D timing db based on register configRoss Schlaikjer2020-04-283-2/+43
* ecp5: Fix CSDECODE bitgenDavid Shah2020-04-151-0/+3
* ecp5: Use dedicated routing for ECLKs where possibleDavid Shah2020-04-141-1/+80
* Add TRELLIS_PROGRAM_PREFIXMiodrag Milanovic2020-04-111-4/+6
* ecp5: Fix routing bitgen for non-SERDES 'VCIB' tilesDavid Shah2020-04-101-3/+12
* ecp5: Make hysteresis default-on for LVCMOS33 bidir as well as inputDavid Shah2020-04-091-9/+7
* Merge pull request #423 from rschlaikjer/rschlaikjer-regmode-timing-databaseDavid Shah2020-04-073-4/+33
|\
| * No need to fetch contextRoss Schlaikjer2020-04-071-3/+2
| * Change assert to errorRoss Schlaikjer2020-04-071-2/+5
| * Rearrange bool algebraRoss Schlaikjer2020-04-071-2/+2
| * Actually just move all the logic to ArchInfoRoss Schlaikjer2020-04-073-19/+23
| * Extract regmode configuration to ArchInfoRoss Schlaikjer2020-04-073-8/+16
| * Change timing database lookup based on REGMODE valueRoss Schlaikjer2020-04-071-4/+19
* | Merge pull request #419 from garytwong/handle-opendrainDavid Shah2020-04-071-0/+3
|\ \
| * | Handle OPENDRAIN attribute.Gary Wong2020-04-031-0/+3
* | | Fix assertion failure on invalid LOCATE input.Gary Wong2020-04-051-0/+2
|/ /
* | ecp5: Allow use of IDDRXN and ODDRXN type primitives on the same pinDavid Shah2020-04-031-0/+10
* | Remove comment about the USRMCLK primitive being untested.Gary Wong2020-04-021-1/+1
* | Enum/int compatibility for EHXPLLL parametersMartin2020-04-021-2/+7
* | ecp5: Proper support for '12k' deviceDavid Shah2020-03-134-7/+21
|/
* Merge pull request #400 from YosysHQ/dave/tri-fixesDavid Shah2020-03-101-1/+16
|\
| * Improve handling of unused inout port bitsDavid Shah2020-02-251-1/+16
* | ecp5: Fix differential inputsDavid Shah2020-03-081-1/+6
* | build: Default the ECP5 and iCE40 roots to the install prefixSylvain Munaut2020-03-031-2/+2
|/
* Rename cmake path variable TRELLIS_ROOT to TRELLIS_INSTALL_PREFIXSebastian Birke2020-02-041-6/+6
* CMake: Changing the definition of TRELLIS_ROOT to point to root of lib, share...Jared Boone2020-02-041-5/+5
* Merge pull request #391 from YosysHQ/router2-upstreamDavid Shah2020-02-043-7/+85
|\
| * router2: Improve flow and log outputDavid Shah2020-02-031-1/+1
| * Allow selection of router algorithmDavid Shah2020-02-032-2/+18
| * router2: Make magic numbers configurableDavid Shah2020-02-031-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-28 19:55:16 +0000