Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | fix slice wire | Miodrag Milanovic | 2019-10-20 | 1 | -20/+20 |
* | bound signals | Miodrag Milanovic | 2019-10-20 | 1 | -0/+65 |
* | more wires between switchboxes | Miodrag Milanovic | 2019-10-20 | 1 | -1/+37 |
* | Add more types of wires | Miodrag Milanovic | 2019-10-20 | 1 | -176/+191 |
* | finixed slice wires | Miodrag Milanovic | 2019-10-20 | 1 | -0/+27 |
* | wd wires | Miodrag Milanovic | 2019-10-20 | 1 | -1/+21 |
* | Fix look of some wires | Miodrag Milanovic | 2019-10-20 | 1 | -6/+9 |
* | Add output wires | Miodrag Milanovic | 2019-10-20 | 1 | -0/+35 |
* | fix mux display | Miodrag Milanovic | 2019-10-20 | 1 | -2/+2 |
* | set wire active flag | Miodrag Milanovic | 2019-10-20 | 1 | -1/+1 |
* | clk and lsr muxes | Miodrag Milanovic | 2019-10-20 | 1 | -1/+62 |
* | draw rest of slice wires and more from switchbox | Miodrag Milanovic | 2019-10-20 | 1 | -3/+52 |
* | Optimize | Miodrag Milanovic | 2019-10-20 | 1 | -12/+4 |
* | Add other side of slice wires | Miodrag Milanovic | 2019-10-20 | 1 | -9/+24 |
* | Display rest of slice input wires | Miodrag Milanovic | 2019-10-20 | 1 | -2/+8 |
* | Start adding visible wires | Miodrag Milanovic | 2019-10-20 | 1 | -1/+38 |
* | Draw swbox, smaller slices, proper io | Miodrag Milanovic | 2019-10-20 | 1 | -10/+113 |
* | ecp5: Preparations for new IO bels | David Shah | 2019-10-09 | 1 | -0/+4 |
* | ecp5: Adding support for 36-bit wide PDP RAMs | David Shah | 2019-10-01 | 1 | -4/+17 |
* | ecp5: Add full part name to bitstream header | David Shah | 2019-08-27 | 1 | -0/+20 |
* | ecp5: Add GSR/SGSR support | David Shah | 2019-08-27 | 1 | -2/+6 |
* | Merge pull request #309 from YosysHQ/dsptiming | David Shah | 2019-08-09 | 1 | -1/+17 |
|\ | |||||
| * | ecp5: Conservative analysis of comb DSP timing | David Shah | 2019-07-08 | 1 | -1/+17 |
* | | ecp5: Add --out-of-context for building hard macros | David Shah | 2019-08-07 | 1 | -1/+7 |
* | | ecp5: New Property interface | David Shah | 2019-08-05 | 1 | -2/+2 |
|/ | |||||
* | Merge master | Miodrag Milanovic | 2019-06-25 | 1 | -3/+5 |
|\ | |||||
| * | ecp5: Delay tweaking for lower speed grades | David Shah | 2019-06-21 | 1 | -2/+4 |
| * | ecp5: Reduce cfg.criticalityExponent for now | David Shah | 2019-06-21 | 1 | -1/+1 |
* | | Use flags for each step | Miodrag Milanovic | 2019-06-14 | 1 | -2/+2 |
* | | Save top level attrs and store current step | Miodrag Milanovic | 2019-06-07 | 1 | -0/+2 |
* | | Cleanup | Miodrag Milanovic | 2019-06-07 | 1 | -11/+0 |
* | | No need for this one | Miodrag Milanovic | 2019-06-07 | 1 | -4/+0 |
* | | ecp5: Use an attribute to store is_global | David Shah | 2019-06-07 | 1 | -1/+2 |
* | | WIP saving/loading attributes | Miodrag Milanovic | 2019-06-07 | 1 | -0/+17 |
|/ | |||||
* | Add --placer option and refactor placer selection | David Shah | 2019-03-24 | 1 | -9/+21 |
* | ecp5: Speedup cell delay lookups | David Shah | 2019-03-22 | 1 | -1/+7 |
* | HeAP: Add PlacerHeapCfg | David Shah | 2019-03-22 | 1 | -2/+5 |
* | HeAP: Make HeAP placer optional | David Shah | 2019-03-22 | 1 | -1/+18 |
* | HeAP: tidying up | David Shah | 2019-03-22 | 1 | -1/+1 |
* | HeAP: Use for ECP5 as well as iCE40 | David Shah | 2019-03-22 | 1 | -7/+2 |
* | HeAP: Add TAUCS wrapper and integration | David Shah | 2019-03-22 | 1 | -1/+1 |
* | ecp5: DELAY fixes | David Shah | 2019-02-25 | 1 | -5/+1 |
* | ecp5: Improve packing density | David Shah | 2019-02-25 | 1 | -1/+1 |
* | ecp5: Add criticality-based LUT permutation | David Shah | 2019-02-25 | 1 | -1/+11 |
* | ecp5: Delay tuning | David Shah | 2019-02-25 | 1 | -18/+31 |
* | ecp5: Fix global clock routing with multiclock DPRAM | David Shah | 2019-02-25 | 1 | -3/+6 |
* | ecp5: Router performance improvements | David Shah | 2019-02-25 | 1 | -4/+17 |
* | ecp5: Implement budget overrides for carry chains and SLICE muxes | David Shah | 2019-02-25 | 1 | -2/+12 |
* | ecp5: Improve delay model | David Shah | 2019-02-25 | 1 | -3/+4 |
* | ecp5: Speed up timing analysis | David Shah | 2019-02-25 | 1 | -4/+3 |