aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'master' into redist_slackEddie Hung2018-07-2434-185/+729
|\
| * ecp5: Bitsream gen tuningDavid Shah2018-07-241-11/+16
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrDavid Shah2018-07-243-4/+135
| |\
| | * Disable pips for now on ECP5 just to be able to work on other partsMiodrag Milanovic2018-07-241-0/+2
| | |
| | * Fixed pybiding so generic can work and ecp5 expose all neededMiodrag Milanovic2018-07-242-4/+133
| | |
| * | ecp5: Working on LVDS inputs for Versa supportDavid Shah2018-07-241-0/+8
| |/ | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Merge branch 'placeconstr2'Clifford Wolf2018-07-241-0/+10
| |\
| | * Typo fixClifford Wolf2018-07-241-1/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Add CellInfo data for placement constraintsClifford Wolf2018-07-241-0/+10
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | Merge branch 'q3k/pll' into 'master'Serge Bazanski2018-07-249-14/+375
| |\ \ | | | | | | | | | | | | | | | | ice40: support CORE PLLs See merge request SymbioticEDA/nextpnr!17
| | * | ice40: after reviewSergiusz Bazanski2018-07-241-1/+0
| | | |
| | * | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/pllSergiusz Bazanski2018-07-2426-173/+196
| | |\ \ | | |/ / | |/| |
| * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrDavid Shah2018-07-242-5/+30
| |\ \ \
| | * | | Add missing implementations of generic Arch methodsClifford Wolf2018-07-242-5/+30
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | ecp5: Architecture testing and fixingDavid Shah2018-07-242-1/+11
| |/ / / | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | Remove implementations of deprecated APIsDavid Shah2018-07-248-77/+9
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | ice40: Remove use of deprecated APIsDavid Shah2018-07-243-10/+10
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | common: Remove use of deprecated APIsDavid Shah2018-07-243-29/+24
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | Remove uphill/downhill bel pins from ice40 dbClifford Wolf2018-07-242-34/+0
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Add bbasm target, use as passthru in iCE40 builderDavid Shah2018-07-244-5/+32
| | | | | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrDavid Shah2018-07-244-4/+20
| |\ \ \ | | | |/ | | |/|
| | * | Add dummy bba mainClifford Wolf2018-07-241-0/+15
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrClifford Wolf2018-07-241-2/+25
| | |\ \
| | * | | Change G_FRAME color to be significantly darker than G_ACTIVEClifford Wolf2018-07-241-1/+1
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * | | Add G_ARROW (for now same look as G_LINE)Clifford Wolf2018-07-243-3/+4
| | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | | ecp5: Support for differential IODavid Shah2018-07-241-1/+15
| | |/ / | |/| | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | | ecp5: Set BANKREF to correct VccIODavid Shah2018-07-241-2/+25
| |/ / | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | timing: Model clock to Q timesDavid Shah2018-07-242-0/+18
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | ice40: Trim BRAM constant inputs, reduces routing congestion around BRAMDavid Shah2018-07-241-0/+3
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * | ice40: Fix SPRAM and other primitives in corners other than (0, 0)David Shah2018-07-241-1/+1
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * ice40: fixes before reviewSergiusz Bazanski2018-07-246-47/+14
| | |
| | * ice40: move PLL->IO from pseudo pip to second uphill belSergiusz Bazanski2018-07-243-69/+40
| | |
| | * ice40: emit list of upbels in chipdbSergiusz Bazanski2018-07-244-16/+22
| | |
| | * clang-formatSergiusz Bazanski2018-07-244-67/+74
| | |
| | * ice40: A slightly nicer way to do this.Sergiusz Bazanski2018-07-241-46/+31
| | |
| | * ice40: Move spliceLUT back to pack.ccSergiusz Bazanski2018-07-243-56/+53
| | |
| | * ice40: Prevent placement of SB_IOs in IO blocks used by PLL outputsSergiusz Bazanski2018-07-241-0/+24
| | |
| | * ice40: Refactor PLL/LOCK LUT splicing out into Arch::Sergiusz Bazanski2018-07-244-74/+59
| | |
| | * ice40: Emit feed-through LUTs for PLL/LOCKSergiusz Bazanski2018-07-243-5/+159
| | |
| | * ice40: Fail early on SB_PLL40_*_PAD cellsSergiusz Bazanski2018-07-242-0/+14
| | |
| | * ice40: Implement emitting PLLsSergiusz Bazanski2018-07-2412-17/+275
| |/
* | improved is only set if we get a better metric, remove commented codeEddie Hung2018-07-241-2/+0
| |
* | Refactor new code and existing codeEddie Hung2018-07-241-61/+25
| |
* | OopsEddie Hung2018-07-232-12/+4
| |
* | Simplify and use Arch::getNetinfoRouteDelay() for update_budget()Eddie Hung2018-07-233-73/+26
| |
* | Merge remote-tracking branch 'origin/master' into redist_slackEddie Hung2018-07-238-25/+426
|\|
| * make update of tree for nets and cells partialMiodrag Milanovic2018-07-232-26/+56
| |
| * ecp5: Add some more PIO helper functionsDavid Shah2018-07-232-0/+42
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * ecp5: Helper functions for I/O placement and checkingDavid Shah2018-07-233-0/+324
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Proper highlight/selected cleanup on context re-initMiodrag Milanovic2018-07-232-0/+4
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-18 20:30:50 +0000