aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* interchange: Cope with undriven nets in more placesgatecat2021-06-143-5/+9
* Merge pull request #724 from YosysHQ/gatecat/update-namesgatecat2021-06-12204-282/+282
|\
| * Bump tests submodulegatecat2021-06-121-0/+0
| * Update URLsgatecat2021-06-123-9/+9
| * Fixing old emails and names in copyrightsgatecat2021-06-12201-273/+273
* | Merge pull request #726 from YosysHQ/gatecat/mem-errorsgatecat2021-06-121-1/+1
|\ \ | |/ |/|
| * HeAP: Fix memory error introduced by switch to dictgatecat2021-06-121-1/+1
|/
* Merge pull request #720 from acomodi/interchange-clustersgatecat2021-06-1113-30/+715
|\
| * interchange: ci: add RW patch for missing cell bel mapsAlessandro Comodi2021-06-111-0/+3
| * interchange: clusters: always get cell bel map and add assertsAlessandro Comodi2021-06-111-23/+13
| * interchange: ci: update python-interchange tagAlessandro Comodi2021-06-111-1/+1
| * interchange: run clang formatterAlessandro Comodi2021-06-112-22/+18
| * interchange: clusters: adjust commentsAlessandro Comodi2021-06-112-11/+16
| * interchange: increase chipinfo versionAlessandro Comodi2021-06-111-1/+1
| * interchange: tests: counter: emit carries for xc7Alessandro Comodi2021-06-112-4/+6
| * interchange: add support for generating BEL clustersAlessandro Comodi2021-06-119-24/+713
|/
* Merge branch 'test_framework'gatecat2021-06-112-0/+3
|\
| * fpga_interchange: Add site router testsTomasz Michalak2021-06-111-0/+3
| * tests: fpga_interchange: Update module to use site router test frameworkTomasz Michalak2021-06-111-0/+0
|/
* ecp5: Add missing clock edge assignmentsgatecat2021-06-101-0/+2
* nexus: Fix LRAM x coordgatecat2021-06-101-0/+2
* Merge pull request #723 from YosysHQ/gatecat/fix-722gatecat2021-06-083-11/+16
|\
| * gui: Don't destroy context when loading JSONgatecat2021-06-073-11/+16
* | ecp5: Don't attempt to promote undriven nets to globalsgatecat2021-06-071-1/+2
|/
* mistral: Fix include path in GUI cmake, toogatecat2021-06-071-1/+1
* Merge pull request #721 from YosysHQ/gatecat/mistral-cmakegatecat2021-06-057-17/+7
|\
| * ci: Bump mistral versiongatecat2021-06-052-6/+2
| * mistral: Remove mistral root argumentgatecat2021-06-043-7/+1
| * mistral: Build libmistral as a cmake subdirgatecat2021-06-042-4/+4
|/
* Merge pull request #718 from YosysHQ/gatecat/hashlibgatecat2021-06-03137-1658/+2152
|\
| * Remove redundant code after hashlib movegatecat2021-06-0220-498/+14
| * Use hashlib in frontend, where possiblegatecat2021-06-021-6/+6
| * Use hashlib in most remaining codegatecat2021-06-0220-58/+53
| * Using hashlib in timinggatecat2021-06-022-82/+26
| * Using hashlib in archesgatecat2021-06-0266-549/+358
| * Use hashlib in routersgatecat2021-06-024-41/+37
| * Bump tests submodulegatecat2021-06-021-0/+0
| * Use hashlib in placersgatecat2021-06-027-52/+43
| * Use hashlib for core netlist structuresgatecat2021-06-0249-368/+383
| * Add hash() member functionsgatecat2021-06-029-7/+51
| * common: Import hashlib from Yosysgatecat2021-06-022-0/+1184
|/
* Merge pull request #719 from YosysHQ/gatecat/mistral-llvmgatecat2021-06-023-4/+4
|\
| * mistral: Fix nextpnr build with LLVMgatecat2021-06-023-4/+4
|/
* clangformatgatecat2021-06-011-1/+1
* Merge pull request #717 from YosysHQ/gatecat/timing-memory-fixgatecat2021-06-011-1/+1
|\
| * timing: Fix use of uninitialised valuegatecat2021-06-011-1/+1
* | Merge pull request #715 from YosysHQ/gatecat/ic-lifcl40gatecat2021-06-0112-4/+85
|\ \ | |/ |/|
| * interchange: Add LIFCL-40 EVN testsgatecat2021-06-0112-4/+85
|/
* Fixed warnings in QtPropertyBrowser componentMiodrag Milanovic2021-05-312-2/+0
* Fix hidpi, fixes #167, fixes #275, fixes #425Miodrag Milanovic2021-05-312-3/+10
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-16 00:51:37 +0000