aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/delay.cc
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2021-01-28 12:53:03 +0000
committerGitHub <noreply@github.com>2021-01-28 12:53:03 +0000
commitb671d8f59d425b6faf07167b7360cecd12366151 (patch)
tree552ddbb947435eb5e3c44940a16d3733697766b2 /ice40/delay.cc
parenta95d6678b1d353a1606e377e1833dec54ad4ee65 (diff)
parentb87ab0ee9de093b5302de7997e94e10dae6655b4 (diff)
downloadnextpnr-b671d8f59d425b6faf07167b7360cecd12366151.tar.gz
nextpnr-b671d8f59d425b6faf07167b7360cecd12366151.tar.bz2
nextpnr-b671d8f59d425b6faf07167b7360cecd12366151.zip
Merge pull request #553 from YosysHQ/rel-slice
Switch from RelPtr to RelSlice
Diffstat (limited to 'ice40/delay.cc')
-rw-r--r--ice40/delay.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/ice40/delay.cc b/ice40/delay.cc
index 2c78b84f..40dcff16 100644
--- a/ice40/delay.cc
+++ b/ice40/delay.cc
@@ -29,7 +29,7 @@ void ice40DelayFuzzerMain(Context *ctx)
{
std::vector<WireId> srcWires, dstWires;
- for (int i = 0; i < ctx->chip_info->num_wires; i++) {
+ for (int i = 0; i < int(ctx->chip_info->wire_data.size()); i++) {
WireId wire;
wire.index = i;