aboutsummaryrefslogtreecommitdiffstats
path: root/generic/arch_pybindings.cc
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-02-15 16:19:25 +0000
committerGitHub <noreply@github.com>2021-02-15 16:19:25 +0000
commit9fc02041fe7bdcbac99e54f30423b2c39b92bb8a (patch)
tree077d4bcba094cfd602ab5188e2fd05eaccf3cb2c /generic/arch_pybindings.cc
parent065f46daeb05a8b12cc663a44410b6da27a8d9e3 (diff)
parentf0b2a91bdaf77eb1bdb0a47f5f342e98e8db38c9 (diff)
downloadnextpnr-9fc02041fe7bdcbac99e54f30423b2c39b92bb8a.tar.gz
nextpnr-9fc02041fe7bdcbac99e54f30423b2c39b92bb8a.tar.bz2
nextpnr-9fc02041fe7bdcbac99e54f30423b2c39b92bb8a.zip
Merge pull request #584 from YosysHQ/gatecat/generic-belpin
Add bel pin mapping control to nextpnr-generic
Diffstat (limited to 'generic/arch_pybindings.cc')
-rw-r--r--generic/arch_pybindings.cc8
1 files changed, 8 insertions, 0 deletions
diff --git a/generic/arch_pybindings.cc b/generic/arch_pybindings.cc
index 3dc04206..35ec3b33 100644
--- a/generic/arch_pybindings.cc
+++ b/generic/arch_pybindings.cc
@@ -226,6 +226,14 @@ void arch_wrap_python(py::module &m)
pass_through<DelayInfo>>::def_wrap(ctx_cls, "addCellTimingClockToOut", "cell"_a, "port"_a,
"clock"_a, "clktoq"_a);
+ fn_wrapper_2a_v<Context, decltype(&Context::clearCellBelPinMap), &Context::clearCellBelPinMap,
+ conv_from_str<IdString>, conv_from_str<IdString>>::def_wrap(ctx_cls, "clearCellBelPinMap", "cell"_a,
+ "cell_pin"_a);
+ fn_wrapper_3a_v<Context, decltype(&Context::addCellBelPinMapping), &Context::addCellBelPinMapping,
+ conv_from_str<IdString>, conv_from_str<IdString>,
+ conv_from_str<IdString>>::def_wrap(ctx_cls, "addCellBelPinMapping", "cell"_a, "cell_pin"_a,
+ "bel_pin"_a);
+
// const\_range\<BelBucketId\> getBelBuckets() const
fn_wrapper_0a<Context, decltype(&Context::getBelBuckets), &Context::getBelBuckets,
wrap_context<const std::vector<BelBucketId> &>>::def_wrap(ctx_cls, "getBelBuckets");