aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-02-17 08:50:31 +0000
committerGitHub <noreply@github.com>2021-02-17 08:50:31 +0000
commita77ceec5cf5603542d87724d9fdc51d48fa29327 (patch)
treedaba555e135e64e112e5167aa4eba4c3048a6b8e /fpga_interchange
parenta74d1a8b328252c2c07e7af7b9e9bb0e5f251bb5 (diff)
parentc7c13cd95f7a25b2c8932ca00ad667ffca381c70 (diff)
downloadnextpnr-a77ceec5cf5603542d87724d9fdc51d48fa29327.tar.gz
nextpnr-a77ceec5cf5603542d87724d9fdc51d48fa29327.tar.bz2
nextpnr-a77ceec5cf5603542d87724d9fdc51d48fa29327.zip
Merge pull request #585 from YosysHQ/gatecat/remove-ivbfc
Remove isValidBelForCell
Diffstat (limited to 'fpga_interchange')
-rw-r--r--fpga_interchange/arch.h11
-rw-r--r--fpga_interchange/arch_pybindings.cc3
2 files changed, 0 insertions, 14 deletions
diff --git a/fpga_interchange/arch.h b/fpga_interchange/arch.h
index b152bd0e..80eada4e 100644
--- a/fpga_interchange/arch.h
+++ b/fpga_interchange/arch.h
@@ -1280,17 +1280,6 @@ struct Arch : ArchAPI<ArchRanges>
return bel_info(chip_info, bel).valid_cells[get_cell_type_index(cell_type)];
}
- // Whether or not a given cell can be placed at a given Bel
- // This is not intended for Bel type checks, but finer-grained constraints
- // such as conflicting set/reset signals, etc
- bool isValidBelForCell(CellInfo *cell, BelId bel) const override
- {
- NPNR_ASSERT(isValidBelForCellType(cell->type, bel));
-
- // FIXME: Implement this
- return true;
- }
-
// Return true whether all Bels at a given location are valid
bool isBelLocationValid(BelId bel) const override
{
diff --git a/fpga_interchange/arch_pybindings.cc b/fpga_interchange/arch_pybindings.cc
index 416a015a..4fddad93 100644
--- a/fpga_interchange/arch_pybindings.cc
+++ b/fpga_interchange/arch_pybindings.cc
@@ -44,9 +44,6 @@ void arch_wrap_python(py::module &m)
.def("place", &Context::place)
.def("route", &Context::route);
- fn_wrapper_2a<Context, decltype(&Context::isValidBelForCell), &Context::isValidBelForCell, pass_through<bool>,
- addr_and_unwrap<CellInfo>, conv_from_str<BelId>>::def_wrap(ctx_cls, "isValidBelForCell");
-
typedef std::unordered_map<IdString, std::unique_ptr<CellInfo>> CellMap;
typedef std::unordered_map<IdString, std::unique_ptr<NetInfo>> NetMap;
typedef std::unordered_map<IdString, IdString> AliasMap;