fpga_interchange/site_router_tests/common/synth.tcl


1
2
3
4
5
6
7
8
9
10
11
12
13
14

yosys -import

read_verilog $::env(SOURCES)

synth_xilinx -flatten -abc9 -nosrl -nocarry -nodsp

# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean

setundef -zero -params

write_json $::env(OUT_JSON)