1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
module top (
input sbclki, sbrwi, sbstbi,
input sbadri0, sbadri1, sbadri7,
input sbdati0, sbdati1, sbdati7,
output sbdato0, sbdato1, sbdato7,
output sbacko, i2cirq, i2cwkup,
input scli, sdai,
output sclo, scloe, sdao, sdaoe
);
SB_I2C #(
.I2C_SLAVE_INIT_ADDR("0b1111100010"),
.BUS_ADDR74("0b0011")
) i2c_ip (
.SBCLKI(sbclki),
.SBRWI(sbrwi),
.SBSTBI(sbstbi),
.SBADRI0(sbadri0),
.SBADRI1(sbadri1),
.SBADRI7(sbadri7),
.SBDATI0(sbdati0),
.SBDATI1(sbdati1),
.SBDATI7(sbdati7),
.SBDATO0(sbdato0),
.SBDATO1(sbdato1),
.SBDATO7(sbdato7),
.SBACKO(sbacko),
.I2CIRQ(i2cirq),
.I2CWKUP(i2cwkup),
.SCLI(scli),
.SCLO(sclo),
.SCLOE(scloe),
.SDAI(sdai),
.SDAO(sdao),
.SDAOE(sdaoe)
)
/* synthesis SDA_INPUT_DELAYED=1 */
/* synthesis SDA_OUTPUT_DELAYED=1 */
/* synthesis SCL_INPUT_FILTERED=1 */
;
endmodule
|
