aboutsummaryrefslogtreecommitdiffstats
path: root/icebox/tc_xlat_netnames.py
diff options
context:
space:
mode:
authorSylvain Munaut <tnt@246tNt.com>2020-03-26 09:44:57 +0100
committerSylvain Munaut <tnt@246tNt.com>2021-12-17 19:44:24 +0100
commit502d847b41e7ee80ccffb253afaae8c72e983a01 (patch)
treee1488577876c16d1010083e94651da055408fed3 /icebox/tc_xlat_netnames.py
parent83b8ef947f77723f602b706eac16281e37de278c (diff)
downloadicestorm-502d847b41e7ee80ccffb253afaae8c72e983a01.tar.gz
icestorm-502d847b41e7ee80ccffb253afaae8c72e983a01.tar.bz2
icestorm-502d847b41e7ee80ccffb253afaae8c72e983a01.zip
iceprog: Add option that set QE=1 bit in SR2
This is useful when testing litex SoC that rely on that bit being set The setting is non-volatile so it only needs to be done once in case you happen to have used a flash chip that's not by default QE=1 (This has been designed for winbond flash. Others might use different bit ...) Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Diffstat (limited to 'icebox/tc_xlat_netnames.py')
0 files changed, 0 insertions, 0 deletions