blob: f59dfafa88cb1e3e175015a7e7e44e9e09ac7926 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc920.vhd,v 1.2 2001-10-26 16:30:02 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity c10s03b00x00p15n01i00920ent_a is
port ( x : integer; y : real );
end c10s03b00x00p15n01i00920ent_a;
architecture c10s03b00x00p15n01i00920arch_a of c10s03b00x00p15n01i00920ent_a is
begin
TESTING : PROCESS
BEGIN
assert NOT( real(x) = y )
report "***PASSED TEST: c10s03b00x00p15n01i00920"
severity NOTE;
assert ( real(x) = y )
report "***FAILED TEST: c10s03b00x00p15n01i00920 - The named associated local ports can be made visible by selection."
severity ERROR;
wait;
END PROCESS TESTING;
end c10s03b00x00p15n01i00920arch_a;
ENTITY c10s03b00x00p15n01i00920ent IS
END c10s03b00x00p15n01i00920ent;
ARCHITECTURE c10s03b00x00p15n01i00920arch OF c10s03b00x00p15n01i00920ent IS
component d
port ( a : integer; b : real );
end component;
signal a : integer := 10;
signal b : real := 10.0;
BEGIN
instance : d port map ( a => a, b => b );
END c10s03b00x00p15n01i00920arch;
configuration c10s03b00x00p15n01i00920cfg of c10s03b00x00p15n01i00920ent is
for c10s03b00x00p15n01i00920arch
for instance : d
use entity work.c10s03b00x00p15n01i00920ent_a(c10s03b00x00p15n01i00920arch_a) port map ( x => a, y => b );
end for;
end for;
end c10s03b00x00p15n01i00920cfg;
|
