1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_04_ch_04_01.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity ch_04_01 is
end entity ch_04_01;
----------------------------------------------------------------
architecture test of ch_04_01 is
begin
block_04_1_a : block is
-- code from book:
type word is array (0 to 31) of bit;
--
type controller_state is (initial, idle, active, error);
type state_counts is array (idle to error) of natural;
-- end of code from book
begin
end block block_04_1_a;
process_04_1_a : process is
-- code from book:
type word is array (31 downto 0) of bit;
--
type controller_state is (initial, idle, active, error);
--
type state_counts is
array (controller_state range idle to error) of natural;
--
subtype coeff_ram_address is integer range 0 to 63;
type coeff_array is array (coeff_ram_address) of real;
--
variable buffer_register, data_register : word;
variable counters : state_counts;
variable coeff : coeff_array;
-- end of code from book
begin
-- code from book:
coeff(0) := 0.0;
counters(active) := counters(active) + 1;
data_register := buffer_register;
-- end of code from book
wait;
end process process_04_1_a;
end architecture test;
|
