blob: 9d5a70e04eb74557c28d4a1eb092c6cc76a4f634 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
library ieee;
use ieee.std_logic_1164.all;
entity sub_rng1 is
port (
clk : in std_logic;
a : in natural range 0 to 7;
b : out natural range 0 to 7
);
end sub_rng1;
architecture rtl of sub_rng1 is
begin
process(clk)
begin
if rising_edge(clk) then
b <= a;
end if;
end process;
end rtl;
library ieee;
use ieee.std_logic_1164.all;
entity repro_rng1 is
port (
clk : in std_logic;
a : in natural range 0 to 7;
b : out natural range 0 to 7
);
end repro_rng1;
architecture rtl of repro_rng1 is
begin
i_sub_rng1 : entity work.sub_rng1
port map (
clk => clk,
a => a,
b => b
);
end rtl;
|
