blob: 67edc77231606542780ceab3b10b48f9532b5eca (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity sequence0 is
port (clk, rst: std_logic;
cnt : out unsigned(3 downto 0));
end sequence0;
architecture behav of sequence0 is
signal val : unsigned (3 downto 0);
default clock is rising_edge(clk);
begin
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
val <= (others => '0');
else
val <= val + 1;
end if;
end if;
end process;
cnt <= val;
sequence seq is {val = 8; val = 9};
assert always seq |=> {val = 10} abort rst;
cover seq;
end behav;
|
