blob: 0bc54c56f9ac1ac9fd18d24687930dcef339bd38 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity assume1 is
port (clk, rst: std_logic;
cnt : out unsigned(3 downto 0));
end assume1;
architecture behav of assume1 is
signal val : unsigned (3 downto 0);
begin
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
val <= (others => '0');
else
val <= val + 1;
end if;
end if;
end process;
cnt <= val;
--psl default clock is rising_edge(clk);
--psl assume always val < 50;
end behav;
|
