testsuite/synth/oper02/min01.vhdl


1
2
3
4
5
6
7
8
9

entity min01 is
  port (a, b : natural;
        o : out natural);
end min01;

architecture behav of min01 is
begin
  o <= minimum (a, b);
end behav;