testsuite/synth/oper02/max01.vhdl


1
2
3
4
5
6
7
8
9

entity max01 is
  port (a, b : natural;
        o : out natural);
end max01;

architecture behav of max01 is
begin
  o <= maximum (a, b);
end behav;