blob: 7801e6c0f1e6abe09bbc23e2984fb4550fcd9a66 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity dpram1 is
port (raddr : std_logic_vector (3 downto 0);
rdat : out std_logic_vector (7 downto 0);
waddr : std_logic_vector (3 downto 0);
wdat : std_logic_vector (7 downto 0);
clk : std_logic);
end dpram1;
architecture behav of dpram1 is
subtype memtype is std_logic_vector (16 * 8 - 1 downto 0);
signal mem : memtype;
begin
process (clk)
variable ra : natural;
variable wa : natural;
begin
if rising_edge (clk) then
ra := to_integer(unsigned (raddr));
rdat <= mem (ra * 8 + 7 downto ra * 8);
wa := to_integer(unsigned (waddr));
mem (wa * 8 + 7 downto wa * 8) <= wdat;
end if;
end process;
end behav;
|