testsuite/synth/issue954/ent1.vhdl


1
2
3
4
5
6
7
8
9
10
11
12

entity ent is
    port (
        i : in bit;
        o : out bit
    );
end ent;

architecture a of ent is
begin
  o <= i;
end;