testsuite/synth/issue945/ent.vhdl


1
2
3
4
5
6
7
8
9

entity ent is
end ent;

architecture a of ent is
    signal test : bit;
    alias a1 : bit is test;
    alias a2 : bit is a1;
begin
end a;