testsuite/synth/issue940/ent.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity ent is
    port (
        i : in bit_vector(3 downto 0);
        o : out bit_vector(3 downto 0)
    );
end entity;

architecture a of ent is
begin
    o <= i;
end;